REALIZATION OF DELAY LOCKED LOOP USING VCDL IN 180 nm CMOS TECHNOLOGY

By:

Material type: Text

TextPublication details: DELHI TECHNOLOGICAL UNIVERSITY 2016Description: 78Subject(s):

DDC classification:

Dissertation note: M.TECH 2016 DR. NEETA PANDEY

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Elec. Thesis & Dissertation	Delhi Technological University	621.3822 DAH (Browse shelf(Opens below))	Not for loan		TD-2490

Previous				No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	Next
Previous	621.3822 COM NETWORK SYSTEMS DESIGN USING NETWORK PROCESSER	621.3822 COM NETWORK SYSTEMS DESIGN USING NETWORK PROCESSER	621.3822 COM NETWORK SYSTEMS DESIGN USING NETWORK PROCESSER	621.3822 DAH REALIZATION OF DELAY LOCKED LOOP USING VCDL IN 180 nm CMOS TECHNOLOGY	621.3822 DAL COMPARATIVE STUDY AND ANALYSIS ON THE CLASSIFICATION OF ECG SIGNALS	621.3822 DAM INTRODUCTION TO DISCRETE TIME SIGNALS AND SYSTEMS	621.3822 DEB WAVELET TRANSFORMS & TIME-FREQUENCY SIGNAL ANALYSIS	Next

M.TECH 2016 DR. NEETA PANDEY

There are no comments on this title.

to post a comment.